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P I  ABSTRACI 
Predetection noise bandwidth reduction is effected by a 
pre-averager capable of digitally averaging the samples 
of an input data signal over two or more symbols, the 
averaging interval being defined by the input sampling 
rate divided by the output sampling rate. As the aver- 
aged sample is clocked to a suitable detector at a much 
slower rate than the input signal sampling rate the noise 
bandwidth at the input to the detector is reduced, the 
input to the detector having an improved signal to noise 
ratio as a result of the averaging process, and the rate at 
which such subsequent processing must operate is cor- 
respondingly reduced. The pre-averager forms a data 
filter having an output sampling rate of one sample per 
symbol of received data. More specifically, selected 
ones of a plurality of samples accumulated over two or 
more symbol intervals are output in response to clock 
signals at a rate of one sample per symbol interval. The 
pre-averager includes circuitry for weighting digitized 
signal samples using stored finite impulse response 
(FIR) filter coefficients. A method according to the 
present invention is also disclosed. 
11 Claims, 9 Drawing Sheets 
https://ntrs.nasa.gov/search.jsp?R=20080004277 2019-08-30T02:19:43+00:00Z
U*S* Patent June 1, 1993 Sheet 1 of 9 5,216,696 
a 
W 
LL 
L 
US. Patent 
1 
June 1, 1993 Sheet 2 of 9 
t- 
S I  
I I J 
I I 
w z  4- I - 
5,216,696 
U.S. Patent 
RESET 
June 1, 1993 
II il il II II 
TIME 
Sheet 3 of 9 
<’KIN> 
5,216,696 
I O + I  1 2 + 3  1 4 + 5  I 6 + 7  I 
TIME 
FIG .3 
RSAMP 
I 
’ I I I 1 I I I I I I I 
U.S. Patent June 1, 1993 Sheet 4 of 9 5,216,696 
FIG .4 
Sin x -
X 
I I 
I I I , 
F I G S  
EVEN OUTPUT 
S A  M PL E ACCUMULATOR 
0 0 1  
3 0 ~ /  C -  
i 32E, 
A c BARREL SHIFTER 
t C 
I K  c 
?BE- 
RESET 
BASEBAND 
INPUT 
i ( [ I  
- 
Y 
m-4 ODD OUTPUT 
SAMPLE ACCUMULATOR 
RSAMP 
U.S. Patent June 1, 1993 Sheet 5 of 9 5,216,696 
FIG.6 
INPUT SAMPLES 
e -  ov ( d + e )  
US.  Patent June 1, 1993 Sheet 6 of 9 5,216,696 
x N 
t- 
2 5  
n ._ 
f 
p. 
I e cn a 
c 
W 
v, 
W a 
aE 
W w 
W 
0 
W 
N 
a 
+ 
N + 
W 
N 
1 
c 
V 
V 
U 
c3 
0 
0 
US, Patent 
REGISTERED - 
MUX 
June 1, 1993 
BARREL - 
SHIFTER 
Sheet 7 of 9 5,216,696 
Ti %AMP 
FIG. 8 
rT 50 o 
I r - - - * ’ 
I 270 
I 
h0 
r- RESET2 
’ RESET 
I 
REGISTERED - BARREL 1 RESET MUX SHIFTER 7 
Sh 
I - 
B I T  
SCALING 
M P U L S E  RESPONSE SEOUENCE 
US. Patent June 1, 1993 Sheet 8 of 9 5,216,696 
FIG. 9 
-N  N 2N U 
3N/2 5N/2 I 
US. Patent June 1, 1993 Sheet 9 of 9 5,216,696 
FIG. 10 
5,216,696 
1 2 
4 of a rotary switch 2. The switch 2 has a number of 
fixed contacts 81-8, each selectively connected to the 
commutator 4 through rotation of the commutator. 
Each fixed contact 81-8, is electrically connected to a 
5 respective IF filter 101-10,. The center frequencies 
The U.S. Government has a paid-up license in this FI-F, and bandwidths BWI-BW, of the IF filters 
invention and the right in limited circumstances to re- 101-10, are selected on the basis of the data rates the 
quire the Patent Owner to license others On reasonable receiver is designed to accept. The outputs from the I F  
terms as Provided by the terms of contract No. NAS3- filters are input to a power combiner 12. The output 
25715 awarded by the National Aeronautics and Space 10 from the power combiner is an IF signal whose band- 
Administration (NASA). width is scaled to the signalling rate of the received 
signal, that is, somewhat greater than, but proportional 
to, the bandwidth of the received data or symbol rate. 
thereby reducing the noise bandwidth prior to data 
width prevents noise overload, signal suppression and 5,052,027. 
The invention is in the field of signal demodulation distortion in the latter processing stages of the detector 
and has application in information transmission systems 14. 
where predemodulation, that is, predetection, noise M~~~ specifically, in operation of the conventional 
bandwidth reduction is advantageous to increase the 20 arrangement of FIG. 1, an RF signal, modulated by a 
More specifically, the present invention is directed IF by conventional mixing or filtering and then applied towards a variable-rate data filter for digital data trans- to input terminal 6. One of the parallel of filter paths mission having optimum adjacent channel rejection is selected by rotating commutator 4 based on the sym- characteristics. 
25 bo1 rate of the data signal modulating the IF signal. The 
BACKGROUND O F  THE INVENTION selected one of the I F  filters 101-lon limits the band- 
width of the I F  signal prior to detection, thereby reduc- Modulated signals, carrying information such as 
video, data, music and speech are generally contami- ing the noise bandwidth which initially extends over the 
guishing the information from the noise. suffers from several disadvantages. For example, it is 
PROGRAMMABLE NOISE BANDW’IDTH 
REDUCTION BY MEANS OF DIGITAL 
AVERAGING 
FIELD O F  T H E  INVENTION 
This is a continuation-in-part of application Ser. No. 
07/457,027, filed Dec. 227 1989, now U.S. Pat. No. 15 detection in a detector 14. The reduced noise band- 
signal-to-noise (sm) ratio prior to detection. data signal at the selected symbol rate, is to 
nated by noise. Efficient demodulation requires &tin- 30 entire IF spectrum’ This arrangement 
expensive and cumbersome to and it pro- 
duces gain and phase variations from one path to an- 
The demodulation process includes several steps. The 
receiver may receive, at its antenna, an information 
signal modulated on a radio frequency (RF) carrier. Other as as from One unit to another. 
The signal may then undergo frequency conversion to 35 If the filter responses are relatively simple, a single 
the intermediate frequency (IF) band, The information filter implementation with switched elements might be 
signal, at baseband, is recovered from the I F  signal by a instead of the Plural paths Of the filters. However, 
suitable detector. Considering. for example, a conven- even in this case, the disadvantages stated above exist. 
tional receiver in a variable rate digital data transmis- Boxcar filtering is another technique which may be 
sion system, the IF signal, produced from a received RF 40 used to reduce predetection noise. Boxcar filtering in- 
signal by subjecting the RF signal to a mixing or filter- volves averaging the incoming signal, with noise reduc- 
ing process, is subsequently applied to a data detector tion the expected result since noise iS theoretically ran- 
for recovering, at baseband, the information content of dom. Over time many random signals have substantially 
the input signal. equal positive and negative components, and thus aver- 
The system must be responsive to a variable rate 45 aging Will tend to reduce the noise component of such 
signal, thus the I F  bandwidth must be broad enough to a signal toward zero. However, note that boxcar filter- 
process the highest expected data rate, although at any ing is not applicable to digital data d~modulation since 
point in time the receiver may be detecting a lower rate with the boxcar technique averaging must be done Over 
and thus narrower band signal. As the noise bandwidth many symbols and the exact Period of the signal to be 
is not limited to the frequency spectrum, that is, band- 50 averaged must be known. 
width, of the received signals, the bandwidth of the The present invention is directed to a system includ- 
receiver’s front end, that is, prior to detection, must be ing a technique and implementing apparatus which do 
scaled with the received signalling rate to prevent noise not experience the aforementioned disadvantages of 
overload, signal suppression, and distortion in subse- either the conventional bandwidth switching technique 
quent digital processing stages. T o  effect this scaling it 55 or boxcar filtering technique. 
SUMMARY O F  T H E  INVENTION is conventional to use some type of filter switching mechanism limiting the IF bandwidth based on the 
receive-signalling rate. An object of the invention is to reduce the predetec- 
A conventional filter switching arrangement for lim- tion noise bandwidth of a modulated communication 
iting the noise bandwidth at a receiver front end is illus- 60 signal. 
trated in FIG. 1. This arrangement may be used in a Another object of the invention is to reduce predetec- 
receiver of a digital data transmission system to select a tion noise bandwidth without expensive and cumber- 
bandwidth at IF sufficient to pass data signals transmit- some equipment. 
ted at a selected one of several data rates, while sup- Another object of the invention is to reduce the rate 
pressing noise outside that bandwidth. 65 at which samples need be handled in subsequent pro- 
The FIG. 1 arrangement includes an input terminal 6 cessing. 
receiving the incoming modulated signal and noise at A still further object of the invention is to reduce 
IF. The input terminal 6 is connected to a commutator predetection noise bandwidth using averaging over a 
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single data symbol and without prior determination of signal spectrum. Two, its combined transmission and 
the exact signal period. reception impulse response should exhibit equally 
It is also an object of the invention to utilize the pre- spaced zero crossings so that interference does not 
detection averaging of the invention to form a data filter occur in the detection of adjacent symbols. Surpris- 
thus combining the function of noise bandwidth reduc- 5 ingly, a data filter approaching the optimum conditions 
tion and data shaping in a single unit. is realized by the pre-averager of the invention when 
Another object of the present invention is to provide the output sampling rate is reduced to one sample per 
a pre-averager circuit, particularly suited for digital symbol in the detection path. 
signal processing (DSP) techniques, for programmably The pre-averager implemented data filter for the 
reducing the incoming noise bandwidth of a receiver 10 detection of asynchronous data may be constructed as 
when it is operated over a broad range of potential two parallel paths per I or Q data channel, each contain- 
signal bandwidths. ing a pre-averager. By asynchronous, it is meant digital 
Still another object of the present invention is to ' data for which the exact clock frequency and phase are 
provide a pre-averager circuit having improved opera- unknown and must be recovered. The first of the two 
tional response in a tightly packed adjacent channel 15 pre-averagers supplies an even sample used for data 
environment. detection, carrier phase recovery and automatic gain 
These and other objects as will become apparent are control (AGC) estimation. The second of the two pre- 
achieved by the invention described herein with refer- averagers provides an odd sample used for clock recov- 
ence to the following description of the preferred em- ery. Since averaging according to the teachings of the 
bodiments. According to the invention, a pre-averager 20 invention produces only one output sample per symbol 
is positioned in a receiver front end for processing the in each of two paths, a feature of the invention is the 
input signal. Assuming the information signal to be reuse of input samples to provide the necessary samples 
digital data, averaging of the samples will be over a for data detection and clock recovery. 
single symbol. While the invention is not limited to According to yet another embodiment of the present 
digital data transmission systems, for convenience it will 25 invention, the pre-averager implemented data filter for 
be described hereinafter in connection with such a sys- the detection of asynchronous data may be constructed 
tem since the pre-averager according to the invention as two parallel paths, each containing a pair of pre- 
may be configured as a data filter for data detection. averagers. Each of the pre-averagers in a corresponding 
However, the pre-averager of the invention may also be path accumulates and performs a weighted average of 
used in receivers for other types of information signals 30 digital samples over a period equal to twice the symbol 
such as video, speech and music. interval. The pair of pre-averagers is coupled to a multi- 
The pre-averager of the invention includes a digital plexer circuit, which in response to clock signals based 
averaging module which samples an incoming signal, on the sampling rate, interlaces the average values pro- 
converted to baseband, at least at twice the noise band- duced in each pre-averager to produce an output signal 
width determined by the single, input IF filter. The 35 at a rate of one sample per symbol interval. According 
samples are averaged over a defined averaging interval, to one aspect of the present invention, accumulating 
ordinarily set as a function of the input data rate, and are samples over two symbol intervals improves the data 
then clocked out of the averager at a lower output data filter performance when the desires signal is located in 
rate. An output sampling rate of two samples per sym- a tightly packed adjacent channel environment. 
bo1 has been found acceptable in the preferred embodi- 40 The pre-averager according to this latter embodi- 
ment hereinafter described for noise bandwidth reduc- ment may include circuitry for weighting the samples 
tion, although other output rates may also be accept- based on finite impulse response (FIR) coefficients 
able. When implemented as a data filter, the output rate stored, for example, in random access memory coupled 
will be reduced to one sample per symbol in the detec- to the weighting circuitry. According to this aspect of 
tion path as is also described hereinafter in detail. The 45 the present invention, the response of the pre-averager 
defined averaging interval is the input sampling rate may be optimized by changing the filter coefficients 
divided by the output sampling rate. The averaging stored in memory. 
technique implemented by the pre-averager of the in- In ail cases, the pre-averager performs the function of 
vention permits averaging over a single symbol when rate reduction, that is, it reduces the rate at which subse- 
used in a digital data transmission system and is not 50 quent circuits must operate in processing the data to a 
dependent on a prior knowledge of the exact signal new, lower, fixed, rate. This reduces the complexity and 
period. It is also inexpensive and relatively simple to expense of those circuits. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
implement. 
Significantly, the invention appears to conflict with 
well known sampling theory concepts in that the output 55 FIG. 1 illustrates a conventional bandwidth switch- 
sample rate of the pre-averager is typically lower than ing arrangement for reducing predetection noise band- 
twice the input noise bandwidth, although it is never width in a variable rate data receiver. 
less than twice the input signal bandwidth. Further, FIG. 2 illustrates a predetection noise bandwidth 
groups of incoming samples may be replaced by a single reducing pre-averager according to a first embodiment 
sample which is representative of their average value. 60 of the invention. 
While the output sample will be slightly contaminated FIG. 3 is a timing diagram for illustrating the opera- 
with aperture distortion, this may be easily compen- tion of the FIG. 2 circuit. 
sated for by transmit side equalization, for example. FIG. 4 is a general representation of the sin x/x ver- 
In accordance with another embodiment of the in- sus x relationship for an input information signal and the 
vention, the pre-averager is configured to form a data 65 overall signal bandwidth including noise at several sam- 
filter. An optimum data filter in digital data transmission pling rates. 
must have two fundamental attributes. One, its fre- FIG. 5 illustrates a pre-averager data filter according 
quency response should be matched to the transmitted to a second embodiment of the invention. 
5,216,696 
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FIG. 6 is a representation of the sampling point offset 
and sample reuse features incorporated in the pre- 
averager data filter of FIG. 5. 
FIG. 7 is a timing diagram for illustrating the opera- 
tion of the FIG. 5 circuitry. 
FIG. 8 illustrates a pre-averager data filter according 
to a another embodiment of the invention. 
FIG. 9 is a representation of the time-staggered 
weighting factors incorporated in the pre-averager data 
filter of FIG. 8. 
FIG. 10 is a timing diagram for illustrating the opera- 
tion of the FIG. 8 circuitry. 
DETAILED DESCRIPTION O F  THE 
PREFERRED EMBODIMENTS 
According to a first embodiment of the invention an 
IF filter and a predetection digital averaging module 
effect noise bandwidth and rate reduction. Noise band- 
width reduction according to this invention could take 
place at baseband, carrier, or I F  frequencies. However, 
it is convenient to initiate the noise bandwidth reduction 
at baseband and therefore, a preferred embodiment of 
the invention has the pre-averaging according to the 
invention initiated there. Also, as previously stated 
herein, noise bandwidth reduction may be accom- 
plished for video, speech, music or other signals besides 
data signals. Because the present invention is especially 
useful in data transmission systems, the preferred em- 
bodiment is disclosed in relation to a data transmission 
system. In systems other than data transmission systems, 
variable rate reduction might be used to narrow the 
signal bandwidth in response to varying noise condi- 
tions. 
Referring to FIG. 2 a preferred embodiment of the 
pre-averager apparatus for noise bandwidth reduction 
includes an I F  filter 20 passing the carrier modulated 
information signals and noise. The output from the IF 
filter is connected to a first input of a mixer 22. A sec- 
ond input to the mixer 22 is connected to local oscillator 
24 for converting the I F  signal to baseband. The output 
from mixer 22 is an analog baseband signal i(t) which 
includes noise whose frequency spectrum is limited by 
the bandwidth of IF filter 20. The signal i(t) is input to 
analog-digital (A/D) converter 26 which converts s i g  
nal i(t) including its noise components to digital form. 
The input sampling rate RSAMP is relatively high to 
prevent aliasing of noise. Typically, the input sampling 
rate would be at or greater than twice the noise band- 
width of the IF filter 20. The sampling rate R ~ A M P  for 
the A/D conversion is set by a clock signal generated 
by a sample clock (not shown) input at terminal 39. 
The output I k  from the A / D  converter 26 is applied 
to an accumulator 28, where it is added to the value, Zk, 
output from the accumulator in response to the preced- 
ing sample Ik-1. This accumulated value is fed back 
from the accumulator outDut to a second innut thereto. 
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through a one sample deliy 30. The one sample delay 30 
may be a latch circuit. It is to be understood that the 
output from A / D  converter 26 is a parallel arrangement 
of M bits. 60 
The delay 30 is reset by a reset pulse from a timing 
generator 38. The reset pulse determines the averaging 
interval as it sets to zero the second input to the accu- 
mulator 26 at the end of the averaging interval. The 
averaging interval is conveniently set to a power of two 65 
(29 .  An averaging interval of 2Ncauses the accumula- 
tor output to have a bit width of M+N. Since the mag- 
nitude of the accumulator output increases by N bits as 
6 
the averaging interval increases in steps of 2av, a binary 
point shifter 32 is used to select the L most significant 
bits where L typically =M, thereby effecting a division 
by N, the result then representing the average <IkiAv> 
of the digital inputs Ik to the accumulator over the aver- 
aging interval. The averaging interval information is 
input to the binary point shifter 32 at a second input 
thereto connected to line 33. 
A latching circuit 34 receives the L bits from the 
binary point shifter. The latching circuit functions as a 
buffer to assure the presence of all L bits representing 
the average <Ik/N> for further processing. The latch- 
ing circuit, which may be comprised of L parallel flip 
flops, is clocked at the lower output sampling rate of 
RSAMP/~~.  Significantly, according to the present in- 
vention, further processing of the information signal 
and particularly detection thereof by a suitable detector 
is at the lower Rs~~p /ZNoutpu t  sampling rate. FIG. 2 
includes a digital lowpass filter 36 with sinc-1 compen- 
sation. This conventional device is optional and used 
when further shaping of an averaged data signal is desir- 
able. 
The operation of the embodiment of the invention 
depicted in FIG. 2 may best be understood when con- 
sidered with the timing diagrams of FIG. 3, represent- 
ing the timing of the various stages of the averaging 
performed by the FIG. 2 circuitry when N =  1. The 
waveform i(t) represents an input signal at the mixer 22 
output terminal. This signal is sampled at the rate 
RSAMP and converted to a digital signal in A/D con- 
verter 26. The output of the A / D  converter Ik is a 
stream of M bit-wide samples, designated in FIG. 3 by 
sample numbers 0, 1, 2, 3 . . . . That is, the first sample 
is designated, 0, the second sample, 1, and so forth. As 
N = l  in this example, the averaging interval is taken 
over two samples. Therefore, after the first sample, 0, 
passes through the accumulator, it is delayed by one 
sampling period, Ts, in the delay 30 as illustrated in the 
& - I  timing diagram where T s = l / R s ~ ~ p .  The de- 
layed first sample coincides in time with the next sam- 
pie, 1, as can be readily seen from the Ik and &- 1 dia- 
grams. The first sample, 0, is added to the second sam- 
ple 1 in accumulator 28 as illustrated in timing diagram, 
Zk,  Of FIG. 3. Since N = l ,  RsAMp/2’v=RSAMP/2 and 
therefore, a reset pulse is applied to the delay 30 after 
the second sample as shown in the Reset diagram of 
FIG. 3. The output from the delay 30 is thus zero when 
the third sample, 2, is input to the accumulator. The 
process continues as illustrated in FIG. 3, with every 
two samples being added and the delay 30 output being 
reset to zero after the sum is generated. At the conclu- 
sion of the first averaging interval, 1 / R S A M p / 2 ,  the sum 
of the first and second samples passes through the bi- 
nary point shifter, clocked at R s ~ ~ p / 2  in this example, 
to produce a signal representing the average value of 
As illustrated in FIG. 3, averaging takes place within 
a single symbol, thus eliminating the prior art require- 
ment for averaging over several symbols and the need 
to know the exact symbol period to accomplish the 
averaging process. Also, as the output sampling rate is 
lower than the input sampling rate the output band- 
width is narrowed to reduce the noise bandwidth prior 
to detection. This feature may be understood from FIG. 
4 which represents the sin x/x versus x plot for various 
sampling rates, RsAMP/~~’. The cross-hatched portion 
represents the information signal bandwidth. is the 
noise equivalent bandwidth of the IF filter. RSAMP in 
the Sum, <Ik/hr>. 
- 
7 
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accordance with conventional sampling theory, is se- ery. Implementation of the data filter using parallel 
lected to be more than twice B,v. As the sampling rate arranged pre-averagers includes at least the following 
Rs~.up/2’~  is reduced, the response of the pre-averager two novel concepts. First, in averaging down to one 
represented by the plot approaches the information sample per symbol and concomittently reducing the 
signal bandwidth, simultaneously reducing the noise 5 bandwidth to the range of a data filter, input samples 
bandwidth. Thus, as described above, reducing the must be reused. Second, the sampling points of the 
output sampling rate according to the teachings of this incoming data must be offset to provide properly cen- 
invention, by averaging the signal samples taken at tered samples to avoid attendant performance loss re- 
RSAM~, and clocking the averaged samples at the lower sulting from distortion in the averaged output. 
rate, Rs~.up/2-~, reduces the noise bandwidth. Referring to FIG. 5, like elements in FIGS. 2 and 5 
Returning to FIG. 3 and particularly diagram are identified by the same reference numeral, with du- 
<Ik /n>  a number of output samples (O+ 1, 2+3, etc.), plications of an element in the same figure identified by 
equal to one half the number of input samples of the subscripted reference numerals. The pre-averager data 
input waveform, each output sample being an average filter includes an A / D  converter 26 receiving baseband 
of two input samples, are latched and then may be ap- 15 signal i(t) and outputting the digitized samples, Ik, rep- 
plied to digital lowpass filter 36 to produce a properly resenting input signal, i(t). The digitized samples are 
shaped digital baseband output, reduced in noise by the simultaneously applied to the even output sample accu- 
above described averaging process. Note that this filter mulator and odd output sample accumulator. The even 
will operate at a lower sample rate due to the preceding output sample accumulator includes accumulator 2 8 ~ i n  
pre-averager and the rate reducing aspect of the inven- 20 the form a summing circuit, a one sample delay 3 0 ~  in 
tion. The noise reduced digital baseband output is ap- the form of flip-flop circuits, a binary point shifter 3 2 ~  
plied to a suitable detector (not shown) for demodula- in the form of a barrel shifter, and latching circuit MEin 
tion. the form of flip-flop circuits. The odd output sample 
A second embodiment of the invention will now be accumulator is similarly constituted. 
discussed with reference to FIGS. 5,6, and 7. In accor- 25 Operation of each of the parallel paths is the same as 
dance with this further embodiment, the digital pre- the operation of the circuitry of FIG. 3. However, to 
averager described hereinabove is configured as a re- obtain the necessary output samples, I, and Io, for data 
ceive data filter, eliminating the need for a separate data and clock recovery, sampling points are offset from the 
filter following the pre-averager. As discussed previ- ideal sample points at the peaks and zero crossings and 
ously herein, a data filter in a digital data transmission 30 samples are reused. This concept of sample reuse will be 
system should have two fundamental attributes. One, its discussed with reference to FIG. 6 which illustrates 
frequency response should be matched to the transmit- sample reuse together with the sampling point offset 
ted signal spectrum. Two, its combined transmission feature of the invention. The input symbols represent a 
and reception impulse response should exhibit equally 1/0 symbol pattern, with FIG. 6, for simplicity, illus- 
spaced zero crossings so there is no inter-symbol inter- 35 trating two input samples per symbol which are to be 
ference at adjacent symbol detection points. As can be averaged down to one output sample per symbol in 
appreciated from a review of FIG. 4, the averaging and each of the even and odd output paths. 
reduced sampling rate realized with the pre-averager of Input samples are taken at offset sampling points a, b, 
the invention provides a mechanism by which the fre- C, d, and e. In the even output sample accumulator, 
quency response can be substantially matched to the 40 samples b and c are averaged, as are samples d and e. 
frequency spectrum of the transmitted signal. From The average A of samples b and c are shown super- 
FIG. 4 it is seen that as 2 s  increases, the frequency posed on an imaginary waveform labelled Even Out- 
spectrum of the averaged signal approaches that of the puts. It is of course understood that average sample A 
transmitted signal. According to a feature of this inven- occurs after both samples b and c have occurred and 
tion, a data filter is realized with the pre-averager dis- 45 thus the even and odd outputs do  not have the phase 
closed herein when averaging occurs over a single sym- relationship illustrated in FIG. 6. This figure simply 
bo1 and the averaging is effected to produce one output depicts the sampling point offset and sample reuse fea- 
sample per symbol in the detection path. With these tures of the invention. The average sample B is an aver- 
criteria implemented by the pre-averager, the pre- age of input samples d and e. Thus, the even path pro- 
averager output bandwidth closely approximates that of 50 vides one output sample per symbol which uniquely 
the transmitted signal. That is, when the pre-averager defines the symbol value, 1 or  0. 
output is one sample per symbol, the sin x/x aperture For detection of asynchronous signals it is necessary 
response emulates the receive data filtering operation. to recover the signal clock. Clock recovery by use of 
It is to be noted that the pre-averager data filter of the the zero crossing samples is achieved using the odd 
invention has a filter response slightly different from 55 outputs illustrated in FIG. 6. A first zero crossing at 
that of a conventional data filter. To compensate for the output average sample C is generated by averaging 
slightly changed shape of the filter response, predistor- input samples a and b. It is to be noted that sample b is 
tion, that is equalization, may be applied at the transmit used both for the data detection path and the clock 
end. Specifically, the transmit end equalization must recovery path, thus the sample reuse feature of the 
compensate for a 0.9 dB excess loss at the Nyquist fre- 60 invention may now be appreciated. A second zero 
quency and a softer overall response. crossing at output average sample D is generated by 
An embodiment of the data filter according to the averaging input samples c and d. In this case, input 
second embodiment of the invention is illustrated in sample d is reused for the same reason input sample b is 
FIG. 5. In this arrangement, implemented to detect reused. In fact, note that all samples are used twice. 
asynchronous data, the data filter includes two parallel 65 It is to be understood that the invention is not limited 
paths. An even or detection sampling point path is for to the case of only two input samples per symbol, nor is 
data detection, carrier phase recovery, and AGC esti- it limited to the use of two parallel paths, as discussed in 
mation. An odd or zero crossing path is for clock recov- greater detail below. In addition, at low data rates it is 
10 
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possible to generate both the data detection and clock digitally quantized samples coming from the output of 
recovery samples with a single, shared, hardware path A / D  converter 26. That is, the average value of every 
or a microprocessor. In cases where clock recovery is N incoming samples is represented by an even and an 
unnecessary, only a single path corresponding to the odd sample whose repetition rate is 1 M times that of 
even output sample accumulator path is required, as 5 the input signal i(t). In digital data transmission, one of 
only data detection is necessary. these streams of samples is processed for data detection, 
Operation of the pre-averager data filter will now be carrier phase recovery, and level control while the 
described in detail with reference to FIGS. 5 and 7. other stream is used for symbol timing recovery. Each 
FIG. 7 is a timing diagram showing the operation of the stream advantageously has a rate of one sample/incom- 
even and odd accumulator paths where four samples 10 ing data symbol. 
per symbol are taken on the input signal i(t). This signal While the embodiment of FIG. 5 has been demon- 
is a typical preamble with alternating 1/0 symbols. strated as being able to reduce the incoming noise band- 
That is, in the FIG. 7 example, the input sampling rate width, this embodiment has been found to provide less 
RSAMP equals 4 samples per symbol while the_output than optimum performance in the presence of tightly 
sampling rate R, equals 1 sample per symbol. R, is the 15 packed adjacent channels. This degradation is appar- 
complement of R,. ently due to the relatively soft rolloff filtering charac- 
The digital samples I k  represent the input signal Val- teristics of the circuit, which effectively has a time 
ues at points 1-4 of a first symbol, at points 5-8 of a domain impulse response that is only one data symbol 
second symbol and 9-12 of a third symbol. The timing wide when a digital data stream is transmitted. 
of the four samples per symbol are illustrated in timing 20 Another preferred embodiment of the present inven- 
diagram E/O Acc Input as timing blocks 1-12. In the tion will now be described while referring to FIGS. 
even path, samples 1, 1 + 2  and 1+2+3  are fed back to 8-10. To better accommodate closely packed adjacent 
the summing circuit through delay 3 0 ~  as shown in channel operation, two fundamental improvements 
timing diagram Even Acc Feedback In. The summing have been incorporated in the embodiment illustrated in 
circuit sums samples 1 ,2 ,3 ,  and 4 to produce a summed 25 FIG. 8: 1) multiplying the input samples by a weighting 
output as shown in timing diagram Even Acc. After the function and 2) extending the length of the averaging 
summing of samples 1-4, an even reset pulse sets the interval from one to two symbols. Experimental results 
delay 3 0 ~  to zero to begin the summing process again, have demonstrated that inclusion of these two novel 
this time with samples 5-8. At the same time an output features advantageously improves rejection of the adja- 
sample pulse R,rises to clock the summed samples 1-4, 30 cent channel from about 13 to 33 dB. It will be appreci- 
scaled in the binary point shifter 3 2 ~ ,  to the parallel ated that extending the averaging interval to 2 data 
array of latching flip-flops represented by flip-flops 34~. symbols requires two parallel time-staggered pre- 
The outputs from the latching flip-flops is the signal IE averagers to produce output samples at the required 
representing the data value for the symbol correspond- rate of 1 sample/symbol. 
ing to samples 1-4. Referring to FIG. 8, another embodiment of the pre- 
The odd path operates in the manner of the even path averager circuit according to the present invention 
except that as a result of the timing differences between comprises an A / D  converter 26 receiving an analog 
R, and Ks, and the even reset, Reset, and odd reset, baseband signal i(t) and providing a digitized samples Ik  
Reset’, different input samples are averaged. The odd is operatively connected to odd and even binary point 
path, like the even path, receives the samples 1-12. By 40 shifters, generally denoted 32, via two pairs of multi- 
reason of the timing of the odd reset, Reset’, the odd plier accumulators (MACs), generally denoted 50, and a 
accumulator feedback input receives samples (-2), pair of multiplexers, generally denoted 29. Preferably, 
(- l) ,  and 1 which are summed with sample 2 before the each multiplexer 29 is operatively coupled to a corre- 
delay 300 is reset to zero by a Reset‘ pulse. Substantially sponding pair of MACs 50 on its input side and to a 
simultaneously with the Reset’ pulse, the output sam- 45 corresponding shifter 32 on its output side. The output 
pling pulse E,, rises to clock the sum of samples (-2), signals produced by the MACs 50 are advantageously 
(- l ) ,  and 2 into latching circuits 341~ after being scaled combined to yield even and odd sample outputs Ie and 
by binary point shifter 320. This process continues with I,. The output I,of I, of multiplexers 2 9 ~ o r  290, respec- 
samples 3-6, and then samples 7-10 as can be appreci- tively, advantageously is an interlaced signal produced 
ated from FIG. 7. The odd path averages samples 3, 4 50 from the output of the pair of MACs 50 coupled to the 
from a first symbol with samples 5,6  of the next symbol corresponding multiplexer 29, as discussed in detail 
so that the zero crossing sample between symbols is below. 
generated. Likewise, averaging of samples 7, 8 of the Since each of the MACs 50 is constructed in an iden- 
second symbol with samples 9, 10 of the third symbol tical fashion, the construction of MAC 50a alone will be 
generates the zero crossing sample between the second 55 described. MAC 5Oa comprises a multiplier circuit, 
and third symbols. generally denoted 27, which is coupled to A D  con- 
The embodiment discussed with respect to FIGS. 5-7 verter 26 to receive digitized samples Ik, and which 
advantageously provides an apparatus for performing outputs a weighted Ik, discussed in greater detail below, 
bandwidth reduction, which is applicable for processing to an accumulator circuit, generally denoted 28. The 
signals embedded in broadband noise. The bandwidth 60 output of, for example, accumulator Bo, which corre- 
of the pre-averager advantageously can be set greater sponds to the output of MAC 5Oa, is provided to both 
than or on the order of that of the incoming signal, such multiplexer 2915 and a one sample delay, generally de- 
that the noise variance is reduced by the averaging noted30. 
factor while the signal is passed. It will be noted that Each of the MACs 50 is connected to one output of a 
when the pre-averager bandwidth is set nearly equal tQ 65 conventional first-idfirst-out buffer circuit 40 receiving 
the signal bandwidth, the pre-averager acts as the de- weighting factors from a memory 42 in response to a 
modulator’s receive detection filter. In the embodiment control signal provided by an address sequence genera- 
illustrated in FIG. 5, two parallel accumulators average tor 44. Those of ordinary skill in the art will recognize 
35 
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that buffer 40, memory 42 and generator 44 are conven- samples and that the output of each accumulator 29 is 
tional devices and will appreciate their use without provided to the corresponding multiplexer 29 in re- 
further detailed description of these components. sponse to the leading edge of a clock signal, generally 
The operation of the pre-average circuit illustrated in denoted RJ2. It will be apparent that the clock signal 
FIG. 8 can best be understood by referring to FIGS. 9 5 controlling the multiplexers 29 occurs immediately pro- 
and 10. For the PuVoses of discussing these latter Fig- ceeding the corresponding reset pulse applied to the 
ures, it is assumed that the input signal i(t) is a signal delays 30. 
providing non-return-to-zero (NRZ) digital data trans- It will be noted that the MACs 50 advantageously 
mission. Assume that the incoming signal i(t) is sinusoi- perform four tke-staggered finite impulse re- 
dal and is sampled at a rate N-times the data symbol rate 10 sponse (FIR) filtering operations, It will also be appar- 
(where NZ2), thereby producing the digitized samples ent that the output sample rate of the even and odd 
Ik shown in FIG. 9. These incoming samples are multi- MAC pairs has been decimated by 1 / N, so that only 
, 
plied by 
versions Of the Same impu1se response weighting 
corresponding to four time-staggered one averaged sample point from each filter convolution 
is available for further signal processing. Moreover, the 
tion, shown as ho, hl, h2 and h3 in FIG. 9. It Will be 15 pre-averager filter bandwidth will be on the order of 
noted that the signals h0-h in FIG. 9 illustrate time- 
staggered versions of a raised cosine impulse response 
function. Preferably, the samples of the raised cosine 
response are periodic over 2 symbols, and advanta- 
It will be appreciated from FIG. 8 that the samples 
thus providing each of the MACs 50 with an amplitude 
weighting factor. It will be understood from the above discussion of the 
F~~~ the discussion above, it will be apparent that 25 preferred embodiments of the present invention that the 
the two MAC pairs must be interlaced as was shown in digital processing circuitry downstream of the A / D  
FIG. 8 to provide even and odd outputs at a one Sam- converter 26 advantageously Can be implemented with 
ple/symbol rate. Each output sample is then a weighted a single digital signal Processing (Dsp) chip, which, in 
sum of contiguous groups of 2N input samples, where conventional configurations comprises a single MAC. 
the accumulator 28 outputs are sampled and reset to 30 In this situation, it will be apparent that the DSP chip 
zero after each input group of 2N samples is processed. would be reaccessed four times in order to provide the 
For the case shown in FIG. 9,  the timing is such that the output signals I, and Io provided by the embodiment of 
interlaced even samples Ie occur at their peak values, the invention shown in FIG. 8. It will be further appre- 
whereas the odd samples I, are zero. Preferably, the ciated that reaccessing the DSP chip would reduce the 
accumulators 28 are reset to zero in the time slot when 35 maximum processing rate by a factor inversely propor- 
their respective weighting coefficients are zero. In this tional to the number of time the DSP chip is reaccessed. 
situation, no multiplication is necessary. From the improvements achieved between the em- 
The reset and interlace timing for the pre-averager bodiments illustrated in FIGS. 5 and 8, it will be appar- 
circuit illustrated in FIG. 8 is shown in FIG. 10, in ent that improved filtering advantageously can be ob- 
which the input digitized sample Ix. is again illustrated as 40 tained by the addition of more parallel averaging paths 
a sinusoid and the sampling rate, NRSAMP, is illustrated while proportionally increasing the length of the aver- 
immediately below the I k  curve. From the pre-averager aging time interval. It will also be noted that the impulse 
circuit of FIG. 8 it will be appreciated that four reset response weighting function advantageously can be 
resetting delays 30 and each of these reset signals are 45 changing the function stored in memory 42 in the em- 
shown in FIG. 10. As discussed above, each reset is bodiment illustrated in FIG. 8. 
conducted when the associated one of the weighting The invention has been described with reference to 
factors h0-h is zero, and, as can clearly seen from com- preferred embodiments. However, it is to be understood 
halfthe symbol frequency, which is a direct result of the 
length of the accumulator 30's averaging interval. It 
will also be appreciated that the shifters 32 advanta- 
cant output bits, since the accumulator outputs will 
ing 
geously are staggered in half-symbol (N/2) increments. 20 geously are provided to properly 
hph3 are the weighting factors applied to MACs 50, 
the most 
vary depending on the number of samples in the averag- 
Rese@-Reset39 are provided for optimized for the particular application, for example, by 
paring 
plied when the 
and lo? each Rese@-Reset3 is ap- that the invention is not ]kited to the preferred embodi- 
weighting factor b h 3  50 ments. Various modifications apparent to those skilled output by buffer 40 is zero. 
As discussed above, the output from each of the mul- 
tiplexers 29 provides an interlaced resultant signal, I, or 
I, from the weighted accumulated output signals pro- 
in the art are within the scope of the invention which is 
limited only by the appended claims. 
What is claimed is: 
duced by its corresponding pair of MACs 50, For exam- 55 
pie, the output of MAC 500 is interlaced with the output 
1. A pre-averager for reducing the noise band-width 
of a signal corresponding to transmitted digital data, 
of MAC 506 by multiplexer 2 9 ~  to provide the output 
8 and 10 that multiplexer 2 9 ~  interlaces the outputs of erating digital signal samples corresponding to said 
MACs 500 and 506 in response to clock signals RJ2 and 60 andog signa1 at a first sampling rate; 
m 2 ,  respectively, which are derived for a sample Processor rneanS responsive to said digital Signal sam- 
clock (not shown) operating at a rate R,. Clock signals ples and a predetermined weighting factor for ac- 
R,/2 and Rs/2, which are time-staggered to provide cumulating the digital signal samples over a prede- 
complementary sampling periods, are advantageously termined interval, said predetermined interval 
applied to multiplexer 2 9 ~  it control the interlace func- 65 being at least twice a symbol interval of the signal 
tion provided by that component. In other words, FIG. to be detected, to produce a weighted accumulated 
10 illustrates that each accumulator 28 accumulates sample for said digital signal samples occurring 
weighted digital signal samples over a period of 2N over said predetermined interval; and 
said pre-averager comprising: 
signal I,. It will be apparent from examination of FIGS. conversion means receiving an malog signal for gen- 
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means, responsive to said weighted accumulated sam- 
ple, for outputting said weighted accumulated sam- 
ple at a second sampling rate. 
2. A pre-averager for reducing the noise band-width 
of a signal corresponding to transmitted digital data, 
said pre-averager comprising: 
conversion means receiving an analog signal for gen- 
erating digital signal samples corresponding to said 
analog signal at a first sampling rate; 
processor means responsive to said digital signal sam- 
ples and a predetermined weighting factor for 
weighting and accumulating the digital signal sam- 
ples over a predetermined interval, said predeter- 
mined interval being at least twice a symbol inter- 
val of the signal to be detected, to produce a 
weighted accumulated sample for said digital sig- 
nal samples occurring over said predetermined 
interval; and 
means, responsive to said weighted accumulated sam- 
ple, for outputting said weighted accumulated sam- 
ple at a second sampling rate of one sample per said 
symbol interval. 
3. The pre-averager of claim 2, further comprising: 
storing means for storing said predetermined 
output means for outputting said predetermined 
4. The pre-averager of claim 2, wherein said proces- 
multiplier means for multiplying said digital signal 
samples by said predetermined weighting factor so 
as to produce weighted digital signal samples; and 
accumulator means for accumulating said weighted 
signal samples so as to permit outputting of said 
weighted accumulated samples. 
5. The pre-averager of claim 4, wherein said proces- 
sor means further comprises means for resetting said 
accumulator means at said predetermined interval re- 
sponsive to a reset signal. 
6. The pre-averager of claim 4, wherein said proces- 
sor means further comprises means for resetting said 
accumulator means at said predetermined interval re- 
sponsive to a reset signal and wherein said processor 
means generates a sample at said second sampling rate 
corresponding to an average of said weighted accumu- 
lated samples. 
7. In a receiver for receiving a modulate signal which 
has a symbol interval which may be variable, apparatus 
for reducing the noise bandwidth of the modulated 
signal prior to signal detection, comprising: 
conversion means receiving the analog modulated 
signal for generating a digital signal sample corre- 
sponding to the modulated signal at a first sampling 
rate; 
a plurality of accumulators receiving said digital sig- 
nal samples for accumulating values corresponding 
to said digital signal samples over a predetermined 
interval of at least two symbol intervals of a signal 
to be detected so as to produce a plurality of accu- 
mulated samples representing a sum of said digital 
signal samples over said predetermined interval; 
and 
means, responsive to said accumulated samples for 
interlacing said accumulated samples so as to pro- 
vide an output signal corresponding to said accu- 
weighting factor; and 
weighting factor to said processor means. 
sor means comprises: 
14 
8. The receiver of claim 7, wherein said accumulated 
samples are weighted accumulated samples and wherein 
said receiver further comprises: 
a plurality of multipliers, each of said multipliers 
being operatively coupled between said conversion 
means and a corresponding one of said accumula- 
tors for providing a weighted digital signal sample 
to said corresponding one of said accumulators; 
and 
means for supplying a weighting factor to each of 
said multipliers. 
9. The receiver of claim 7, wherein said means for 
interlacing is operatively coupled to at least two of said 
accumulators and wherein said means for interlacing is 
l 5  responsive to a plurality of clock signals so as to permit 
said means for interlacing to output selected ones of said 
accumulated samples at said second sampling rate, each 
of said selected ones of said accumulated samples being 
2o staggered in time with respect to the others of said 
selected ones of said accumulated samples. 
10. A pre-averager for reducing the noise bandwidth 
of a signal corresponding to transmitted digital data, 
said pre-averager comprising: 
conversion means receiving an analog signal for gen- 
erating digital signal samples corresponding to said 
analog signal at a first sampling rate; 
first and second multipliers operatively coupled to 
said conversion means for generating first and sec- 
ond weighted digital signal samples responsive to 
first and second weighting factors, respectively, 
said first weighting factor being time-staggered 
with respect to said second weighting factor; 
first and second accumulators operatively coupled to 
corresponding ones of said first and second multi- 
pliers, for accumulating said first and second 
weighted digital signal samples, respectively, over 
a predetermined interval, said predetermined inter- 
val being at least twice a symbol interval of the 
signal to be detected, for generating first and sec- 
ond weighted accumulated samples; 
first and second reset circuits, each of said reset cir- 
cuits having an input and an output operatively 
coupled to a corresponding one of said first and 
second accumulators and receiving a correspond- 
ing one of first and second reset signals so as to 
permit said first and second reset circuits to reset a 
corresponding one of said first and second accumu- 
lators when a corresponding one of said first and 
second weighting factors is equal to a predeter- 
mined minimum value; 
interlacing means operatively coupled to said first 
and second accumulators and receiving said first 
and second weighted accumulated samples and 
first and second clock signals, said interlacing 
means outputting said first and second weighted 
accumulated samples at a second sampling rate of 
one sample per said symbol interval responsive to 
said first and second clock signals; 
wherein said first and second clock signals are time- 
staggered with respect to one another and wherein said 
first and second weighted accumulated samples are 
time-staggered responsive to said first and second clock 
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11. A method of data filtering an ‘analog signal corre- 
sponding to transmitted digital data having a symbol 
interval which may be variable comprising the steps of: 
mulated samples at a second sampling rate slower 
than said first sampling rate. 
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generating a plurality of digital signal samples respon- 
sive to said analog signal at a first sampling rate 
based on the bandwidth of said analog signal; 
weighting said digital signal samples so as to produce 
weighted digital signal samples; 
accumulating said weighted digital signal samples 
over a predetermined interval of at least two sym- 
bol intervals responsive to a plurality of clock sig- 
nals so as to produce a plurality of weighted accu- 
mulated samples, each of said weighted accumu- 
lated samples being time-staggered with respect to 
the others of said weighted accumulated samples; 
and 
outputting an average value corresponding to a se- 
lected one of said weighted accumulated samples in 
response to a plurality of second clock signals so as 
to provide an output signal corresponding to said 
analog signal at a second rate corresponding to one 
sample per said symbol interval. 
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